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Abstract— In this paper, we present a simple analytical study of 
caching systems based on the idea of dynamic equilibrium of 
cache blocks, assuming the Independent Reference Model (IRM) 
of references. This method allows us to obtain simple closed-
form expressions for parameters that are usually excluded from 
cache studies, such as the mean number of reads or writes per 
cache block while in the cache. We finally present some 
simulation results in order to validate the analysis. 
Keywords— Cache analysis, Dynamic Equilibrium, Cache 
Write Policies. 
I. INTRODUCTION
In order to obtain simple models of the caching process, 
the Independent Reference Model (IRM), which assumes that 
the probability of referencing each block is constant over time, 
could be used [1,2]. This simplifying assumption provides 
tractable analyses and results with a relatively intuitive form. 
Although it does not consider the temporal aspects of the 
application-specific access patterns, it may be a useful 
reference model in many situations [3].  
In this paper, we present a simple analysis of a cache 
system based on the idea of dynamic equilibrium of cache 
blocks, assuming the IRM. Our model includes some 
interesting aspects that are usually excluded from cache 
studies, such as write accesses (with a few exceptions such as 
[4,5]) and particularly write miss policies [6]. These policies 
can be simply reduced to two main alternatives: write 
allocate-WA, if the block is loaded on a write miss, and no-
write allocate-NWA, which in case of a write miss the block is 
not loaded into the cache. Through some simulation results we 
will show that the estimation using our analysis is acceptable 
for many configurations. 
II. ANALYSIS.
First, let us consider a WA cache with l lines or blocks. Let 
us denote MR and HR as the miss and hit rates, respectively. As 
we stated above, we assume the IRM, that is, the probability 
of accessing each (memory) block is constant over time, but 
not necessarily with the same probability. Thus we are 
considering the general case of non-uniform IRM [1]. We also 
assume a random block replacement algorithm where 
appropriate. We suppose that all the other design alternatives 
are included in the model through parameters like the miss 
rate. Finally, the mean percentage of read and write accesses 
are FR and FW, respectively. 
In this work we define a new parameter: the mean number 
of accesses per block. This parameter gives us an intuitive idea 
of the locality of memory references, and allows an insight 
interpretation of the caching process, as well as a simple 
estimation of other useful parameters like the percentage of 
dirty blocks (see [3]).  
Let nR (nW) be the mean number of reads (writes) into a 
single block, that is, the total number of reads (writes) into the 
cache divided by the number of cache blocks l (nW=NW/l, 
nR=NR/l). The value of nW after a new access will be: 
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where nW,wh is the new value for nW after a write hit, nW,wm the 
new value for nW after a write miss and so on. In case of a 
write hit the total number of writes into the cache increases 
by 1. In case of a miss a block must be thrown out (with nW 
write requests in the mean), and then the new block is written 
once. Therefore,  
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As a result, in a steady-state situation we obtain 
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For every write access we have FR/FW read accesses. Then 
the average “span of life” of a block (the expected number of 
references to a block while cache resident) is the sum of the 
write and read accesses, which results to be the inverse of the 
miss rate: 
RW
R
R
W
R
W
RWtotal MF
F
M
F
M
Fnnn 1=+=+=
This result can be seen intuitively since a miss every ntotal 
accesses is just the miss rate. In order to refine the model, we 
can drop the assumption of a constant miss rate. Actually, the 
miss rate of read and write accesses may be quite different, so 
if we take into account this difference,  
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where MRW denotes the writes miss rate, and MRR the reads 
miss rate. Note that the denominator is an "average" miss 
rate. Note that the cache size (i.e., the number of blocks l) 
does not explicitly appear in these equations. In general all of 
the design parameters only influence the mean number of 
accesses per block insofar as they affect the miss rate. 
These results can be interpreted as follows. In a WA cache, 
a block replacement occurs whenever a read or write access 
misses. So, the "average" miss rate is the probability that a line 
is loaded into the cache, that is, it can be considered as a 
measure of how many lines have been loaded into the cache. 
As a result, equation 1 can be interpreted as the total number 
of writes (reads) divided by the total number of blocks that 
have been loaded into the cache, so they provide the mean 
number of writes (reads) per block while in the cache. 
Now, let us consider a NWA cache. The only difference is 
that a write miss does not change nW because the data is 
modified only in the lower level. Thus,  
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The numerator becomes the percentage of successful write 
accesses and the denominator the percentage of unsuccessful 
read accesses. In a NWA cache a block replacement only 
occurs with a read miss, so FRMRR is a measure of the number 
of blocks that have been loaded into the cache. Among these 
blocks, only those where a write access has hit will be 
modified (FWHRW). Similarly, the mean number of read 
accesses becomes 
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An interpretation of this result is that, since a block 
replacement only occurs with a read miss (NWA cache), a 
miss every nR read accesses gives us the reads miss rate. 
III. SIMULATION
In order to validate this analysis, a trace-driven simulator 
has been developed. We performed several simulation 
experiments using different statistically generated IRM traces 
and the results are always very close to those of the analysis. 
As an example, we present the results for a configuration 
similar to one of those used in [1]. We assume a memory size 
of 16K, with 3 "segments" so that each position of a segment 
have the same probability of access. A fraction of 9/16 of the 
accesses are references to one of the first 1K positions, 3/16 to 
the following 3K positions and 4/16 for the rest 12K positions. 
We present the mean number of writes (Fig. 1a) and reads 
(Fig. 1b) per block while in the cache for different 
configurations. Configurations are shown using the following 
notation: first, the cache size and then the block size indicated 
as the exponent of a power of two. For instance, 10:3 means a 
cache of 210=1K blocks of 23=8 bytes each one. 
Even for this "highly" non-uniform access pattern, and 
also for cache sizes of up to 50% of the memory size, 
simulation results are very close to our analysis. Simulations 
using real CPU data traces show that the above expressions 
provide an accurate estimation, with the difference always 
under 14% even nW and nR have high values [3]. 
IV. CONCLUSIONS
The use of a model for cache systems based on the concept 
of dynamic equilibrium, and assuming the independent 
reference model, allows us to obtain closed form equations for 
some parameters such as the mean number of reads or writes 
per cache block. These closed form expressions allow an 
intuitive interpretation of the caching process, as well as a 
simple estimation of other useful parameters like the 
percentage of dirty blocks (which permits to estimate the 
mean write traffic between the cache and the following 
storage level, see [3]). Future work will address the extension 
of this model to other useful parameters and to more accurate 
reference models.  
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Figure 1b: reads
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Figure 1.  Mean number of writes/reads into a single block. 
